patch-2.1.44 linux/arch/mips/kernel/r4k_switch.S
Next file: linux/arch/mips/kernel/r4xx0.S
Previous file: linux/arch/mips/kernel/r4k_scall.S
Back to the patch index
Back to the overall index
- Lines: 69
- Date:
Thu Jun 26 12:33:37 1997
- Orig file:
v2.1.43/linux/arch/mips/kernel/r4k_switch.S
- Orig date:
Wed Dec 31 16:00:00 1969
diff -u --recursive --new-file v2.1.43/linux/arch/mips/kernel/r4k_switch.S linux/arch/mips/kernel/r4k_switch.S
@@ -0,0 +1,68 @@
+/*
+ * r4k_switch.S: R4xx0 specific task switching code.
+ *
+ * Copyright (C) 1994, 1995, 1996 by Ralf Baechle and Andreas Busse
+ *
+ * Multi-cpu abstraction and macros for easier reading:
+ * Copyright (C) 1996 David S. Miller (dm@engr.sgi.com)
+ */
+#include <asm/asm.h>
+#include <asm/bootinfo.h>
+#include <asm/cachectl.h>
+#include <asm/current.h>
+#include <asm/fpregdef.h>
+#include <asm/mipsconfig.h>
+#include <asm/mipsregs.h>
+#include <asm/page.h>
+#include <asm/pgtable.h>
+#include <asm/processor.h>
+#include <asm/regdef.h>
+#include <asm/stackframe.h>
+
+#include <asm/asmmacro.h>
+
+ .set noreorder
+ .set mips3
+ .align 5
+ LEAF(r4xx0_resume)
+ GET_CURRENT(t0)
+ mfc0 t1, CP0_STATUS
+ nop
+ sw t1, THREAD_STATUS(t0)
+ ori t2, t1, 0x1f
+ xori t2, t2, 0x1e
+ mtc0 t2, CP0_STATUS
+ CPU_SAVE_NONSCRATCH(t0)
+ sll t2, t1, 2 # Save floating point state
+ bgez t2, 2f
+ sw ra, THREAD_REG31(t0)
+ sll t2, t1, 5
+ bgez t2, 1f
+ swc1 $f0, (THREAD_FPU + 0x00)(t0)
+ FPU_SAVE_16ODD(t0)
+1:
+ FPU_SAVE_16EVEN(t0, t1) # clobbers t1
+2:
+ lw a3, TASK_MM(a0)
+ lw a2, THREAD_STATUS(a0)
+ lw a3, MM_CONTEXT(a3)
+ ori t1, a2, 1 # restore fpu, pipeline magic
+ andi a3, a3, 0xff
+ xori t1, t1, 1
+ mtc0 a3, CP0_ENTRYHI
+ mtc0 t1, CP0_STATUS
+ sll t0, a2, 2
+ bgez t0, 2f
+ sll t0, a2, 5
+ bgez t0, 1f
+ lwc1 $f0, (THREAD_FPU + 0x00)(a0)
+ FPU_RESTORE_16ODD(a0)
+1:
+ FPU_RESTORE_16EVEN(a0, t0) # clobbers t0
+2:
+ CPU_RESTORE_NONSCRATCH(a0)
+ lw t0, THREAD_KSP(a0)
+ sw t0, kernelsp
+ jr ra
+ mtc0 a2, CP0_STATUS
+ END(r4xx0_resume)
FUNET's LINUX-ADM group, linux-adm@nic.funet.fi
TCL-scripts by Sam Shen, slshen@lbl.gov