H32588

s 00029/00000/00000

d D 1.1 02/03/13 20:31:03 patch 2 1

cC

cF1

cK00845

cO-rw-rw-r--

e

s 00000/00000/00000

d D 1.0 02/03/13 20:31:03 patch 1 0

c BitKeeper file /home/marcelo/bk/linux-2.4/arch/ia64/sn/kernel/sn2/cache.c

cBtorvalds@athlon.transmeta.com|ChangeSet|20020205173056|16047|c1d11a41ed024864

cHplucky.distro.conectiva

cK50753

cParch/ia64/sn/kernel/sn2/cache.c

cRdb3e0fe07170e97d

cV4

cX0x821

cZ-03:00

e

u

U

f e 0

f x 0x821

t

T

I 2
/*
 * 
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 * 
 * Copyright (C) 2001-2002 Silicon Graphics, Inc. All rights reserved.
 *
 */

#include <asm/pgalloc.h>

/**
 * sn_flush_all_caches - flush a range of address from all caches (incl. L4)
 * @flush_addr: identity mapped region 7 address to start flushing
 * @bytes: number of bytes to flush
 *
 * Flush a range of addresses from all caches including L4. 
 * All addresses fully or partially contained within 
 * @flush_addr to @flush_addr + @bytes are flushed
 * from the all caches.
 */
void
sn_flush_all_caches(long flush_addr, long bytes)
{
	flush_icache_range(flush_addr, flush_addr+bytes);
}



E 2

I 1

E 1